


Memory Managment - Part II

Amir H. Payberah payberah@kth.se 2022






Reminder

► External fragmentation vs. internal fragmentation


- ► External fragmentation vs. internal fragmentation
- ► Compaction: shuffle memory contents to place all free memory together in one large block.

- ► External fragmentation vs. internal fragmentation
- ► Compaction: shuffle memory contents to place all free memory together in one large block.
- ► Other solutions:
 - Segmentation
 - Paging
























▶ A reference to byte 53 of segment 2:









▶ A reference to byte 53 of segment 2: 4300 + 53 = 4353









- ▶ A reference to byte 53 of segment 2: 4300 + 53 = 4353
- ► A reference to byte 852 of segment 3:









- ▶ A reference to byte 53 of segment 2: 4300 + 53 = 4353
- A reference to byte 852 of segment 3: 3200 + 852 = 4052









- ▶ A reference to byte 53 of segment 2: 4300 + 53 = 4353
- A reference to byte 852 of segment 3: 3200 + 852 = 4052
- ► A reference to byte 1222 of segment 0:







- ▶ A reference to byte 53 of segment 2: 4300 + 53 = 4353
- A reference to byte 852 of segment 3: 3200 + 852 = 4052
- ► A reference to byte 1222 of segment 0: trap to OS



Paging



Paging vs. Segmentation

► Segmentation and paging, both, permit the physical address space of a process to be noncontiguous.



Paging vs. Segmentation

- ► Segmentation and paging, both, permit the physical address space of a process to be noncontiguous.
- ▶ Paging avoids external fragmentation and the need for compaction, whereas segmentation does not.

▶ Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available.

- ▶ Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available.
- Divide physical memory into fixed-sized blocks called frames.

- ▶ Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available.
- ▶ Divide physical memory into fixed-sized blocks called frames.
 - Size is power of 2, between 512 bytes and 16 Mbytes.

- ▶ Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available.
- Divide physical memory into fixed-sized blocks called frames.
 - Size is power of 2, between 512 bytes and 16 Mbytes.
- ▶ Divide logical memory into blocks of same size called pages.



► Keep track of all free frames.



Paging (2/2)

- ► Keep track of all free frames.
- ► To run a program of size N pages, need to find N free frames and load program.



Paging (2/2)

- ► Keep track of all free frames.
- ➤ To run a program of size N pages, need to find N free frames and load program.
- ► Set up a page table to translate logical to physical addresses.



Paging (2/2)

- ► Keep track of all free frames.
- ➤ To run a program of size N pages, need to find N free frames and load program.
- ► Set up a page table to translate logical to physical addresses.
- ► Still have internal fragmentation.



► Logical address generated by CPU is divided into two parts:



- ► Logical address generated by CPU is divided into two parts:
- ▶ Page number (p): used as an index into a page table that contains base address of each page in physical memory.



- ► Logical address generated by CPU is divided into two parts:
- ▶ Page number (p): used as an index into a page table that contains base address of each page in physical memory.
- ▶ Page offset (d): combined with base address to define the physical memory address.

page number	page offset	
p	d	
m-n	n	




- ▶ Logical address generated by CPU is divided into two parts:
- ▶ Page number (p): used as an index into a page table that contains base address of each page in physical memory.
- ▶ Page offset (*d*): combined with base address to define the physical memory address.

page number	page offset
p	d
m-n	n

▶ For given logical address space 2^m and page size 2^n .



Paging Hardware





Paging Model of Logical and Physical Memory



logical memory







0 a 1 b 2 c 3 d 4 e 5 f 6 g 7 h 8 i 9 j 10 k 11 l 12 m 13 n 14 0 p logical memory





0 a 1 b 2 c 3 d 4 e 5 f 6 9 7 h 8 i 9 j 10 k 11 l 1 12 m 13 n 14 0 15 p logical memory

12 16 24 physical memory

► The logical address:



0 a 1 b 2 c 3 d 4 e 5 f 6 g 7 h 8 i 9 j 10 k 11 l 1 12 m 13 n 14 o 15 p logical memory

physical memory

▶ The logical address: m = 4 and n = 2




0 a 1 b 2 c 3 d 4 e 5 f 6 g 7 h 1 l 1 l 1 l 2 m 13 n 14 0 15 p logical memory

U		
4	j k l	
8	m n o p	
12		
16		
20	a b c d	
24	e f g h	
28		

- ▶ The logical address: m = 4 and n = 2
- ► Logical address 3:





0	5	
1	6	
2	1	
3	2	
page table		


0		
4	j k I	
8	m n o	
12		
16		
20	a b c d	
24	e f g h	
28		
nhysical memor		

- ▶ The logical address: m = 4 and n = 2
- ▶ Logical address 3: $5 \times 4 + 3 = 23$

28		
nysical	mem	ory



Paging Example



0	5	
- 1	6	
2	1	
3	2	
page table		

0		
4	i j k l	
8	m n o p	
12		
16		
20	a b c d	
24	e f g h	
28		
nvsical	mem	orv

- ▶ The logical address: m = 4 and n = 2
- ▶ Logical address 3: $5 \times 4 + 3 = 23$
- ► Logical address 10:



Paging Example


	0	a	l
	1	b	l
	2	С	l
	3	d	l
	4	е	ı
	5	f	l
	6	g	l
	7	g h	l
	8	i i	l
	9	j k	l
	10	k	l
	11	1	l
	12	m	l
	13	n	l
	14	0	l
	15	р	l
log	gical r	nemo)

0	5	
1	6	
2	1	
3	2	
page	tal	ole


0		
4	j k I	
8	m n o	
12		
16		
20	a b c d	
24	e f g h	
28		
hvsical	mem	or

- ▶ The logical address: m = 4 and n = 2
- ▶ Logical address 3: $5 \times 4 + 3 = 23$
- ▶ Logical address 10: $1 \times 4 + 2 = 6$










before allocation



after allocation



- ► Page size = 2048 bytes
- ► Process size = 72766 bytes



- ► Page size = 2048 bytes
- ► Process size = 72766 bytes
- $ightharpoonup \frac{72766}{2048} = 35 \text{ pages} + 1086 \text{ bytes}$



- ► Page size = 2048 bytes
- ► Process size = 72766 bytes
- $ightharpoonup \frac{72766}{2048} = 35 \text{ pages} + 1086 \text{ bytes}$
- ▶ Internal fragmentation: 2048 1086 = 962 bytes



- ► Page size = 2048 bytes
- ► Process size = 72766 bytes
- $ightharpoonup \frac{72766}{2048} = 35 \text{ pages} + 1086 \text{ bytes}$
- ▶ Internal fragmentation: 2048 1086 = 962 bytes
- ▶ Worst case fragmentation = 1 frame 1 byte



- ► Page size = 2048 bytes
- ► Process size = 72766 bytes
- $ightharpoonup \frac{72766}{2048} = 35 \text{ pages} + 1086 \text{ bytes}$
- ▶ Internal fragmentation: 2048 1086 = 962 bytes
- ▶ Worst case fragmentation = 1 frame 1 byte
- ▶ On average fragmentation = $\frac{1}{2}$ frame size



▶ On average fragmentation = $\frac{1}{2}$ page size, hence, small page sizes are desirable.



- ▶ On average fragmentation = $\frac{1}{2}$ page size, hence, small page sizes are desirable.
- ► Small pages, more overhead is in the page-table, this overhead is reduced as the size of the pages increases.



- ▶ On average fragmentation = $\frac{1}{2}$ page size, hence, small page sizes are desirable.
- ► Small pages, more overhead is in the page-table, this overhead is reduced as the size of the pages increases.
- ▶ Disk I/O is more efficient when the amount data being transferred is larger (e.g., big pages).



- ▶ On average fragmentation = $\frac{1}{2}$ page size, hence, small page sizes are desirable.
- ► Small pages, more overhead is in the page-table, this overhead is reduced as the size of the pages increases.
- ▶ Disk I/O is more efficient when the amount data being transferred is larger (e.g., big pages).
- ▶ Pages typically are between 4 KB and 8 KB in size.

getconf PAGESIZE



Page Table Implementation



▶ Page table is kept in main memory.



- ▶ Page table is kept in main memory.
- ▶ Page-table base register (PTBR) points to the page table.



- ▶ Page table is kept in main memory.
- ▶ Page-table base register (PTBR) points to the page table.
- ▶ Page-table length register (PTLR) indicates size of the page table.



- ▶ Page table is kept in main memory.
- ▶ Page-table base register (PTBR) points to the page table.
- ▶ Page-table length register (PTLR) indicates size of the page table.
- In this scheme every data/instruction access requires two memory accesses.
 - One for the page table and one for the data/instruction.



► The two memory access problem can be solved by the use of a special fast-lookup hardware cache called translation look-aside buffers (TLBs).



► TLB

Page #	Frame #



► TLB

Page #	Frame #

ightharpoonup Address translation (p, d)



► TLB

Page #	Frame #

- \blacktriangleright Address translation (p, d)
 - If p is in TLB, get frame# out.




► TLB

Page #	Frame #

- ightharpoonup Address translation (p, d)
 - If p is in TLB, get frame# out.
 - Otherwise, get *frame*# from page table.



Paging Hardware With TLB





Shared Pages



► Shared code

► Private code and data

- ► Shared code
 - One copy of read-only code shared among processes (e.g., text editors).

► Private code and data




- ► Shared code
 - One copy of read-only code shared among processes (e.g., text editors).
 - Similar to multiple threads sharing the same process space.
- ► Private code and data



- ► Shared code
 - One copy of read-only code shared among processes (e.g., text editors).
 - Similar to multiple threads sharing the same process space.
- Private code and data
 - Each process keeps a separate copy of the code and data.



Shared Pages Example





Structure of the Page Table



▶ Consider a 32-bit logical address space (m = 32):



- ▶ Consider a 32-bit logical address space (m = 32):
 - Page size of $4KB = 2^{12}$ (n = 12).



- ▶ Consider a 32-bit logical address space (m = 32):
 - Page size of $4KB = 2^{12}$ (n = 12).
 - Page table would have 1 million entries m n = 20.



- ▶ Consider a 32-bit logical address space (m = 32):
 - Page size of $4KB = 2^{12}$ (n = 12).
 - Page table would have 1 million entries m n = 20.
 - If each entry is 4B: 4MB of physical address space memory for page table alone.



- ▶ Consider a 32-bit logical address space (m = 32):
 - Page size of $4KB = 2^{12}$ (n = 12).
 - Page table would have 1 million entries m n = 20.
 - If each entry is 4B: 4MB of physical address space memory for page table alone.
 - That amount of memory used to cost a lot.



Structure of the Page Table (1/2)

- ▶ Consider a 32-bit logical address space (m = 32):
 - Page size of $4KB = 2^{12}$ (n = 12).
 - Page table would have 1 million entries m n = 20.
 - If each entry is 4B: 4MB of physical address space memory for page table alone.
 - That amount of memory used to cost a lot.
 - Don't want to allocate that contiguously in main memory.



Structure of the Page Table (2/2)

- ► Hashed Page Tables
- ► Hierarchical Paging





► The logical page number is hashed into a page table.



- ▶ The logical page number is hashed into a page table.
- ► This page table contains a chain of elements hashing to the same location.



- ▶ The logical page number is hashed into a page table.
- ► This page table contains a chain of elements hashing to the same location.
- ► Each element contains



- ► The logical page number is hashed into a page table.
- ► This page table contains a chain of elements hashing to the same location.
- ► Each element contains
 - 1. The logical page number




- ▶ The logical page number is hashed into a page table.
- ► This page table contains a chain of elements hashing to the same location.
- ► Each element contains
 - 1. The logical page number
 - 2. The value of the mapped page frame



- ▶ The logical page number is hashed into a page table.
- This page table contains a chain of elements hashing to the same location.
- ► Each element contains
 - 1. The logical page number
 - 2. The value of the mapped page frame
 - 3. A pointer to the next element



Hashed Page Table Architecture





Hierarchical Paging



Hierarchical Page Tables

▶ Break up the logical address space into multiple page tables.



Hierarchical Page Tables

- ▶ Break up the logical address space into multiple page tables.
- ► A simple technique is a two-level page table.




Hierarchical Page Tables

- ▶ Break up the logical address space into multiple page tables.
- ► A simple technique is a two-level page table.
- ► We then page the page table.



Two-Level Page-Table Scheme





► A logical address, on 32-bit machine with 1K page size, is divided:



- ► A logical address, on 32-bit machine with 1K page size, is divided:
 - A page number consisting of 22 bits.



- ▶ A logical address, on 32-bit machine with 1K page size, is divided:
 - A page number consisting of 22 bits.
 - A page offset consisting of 10 bits.



- ▶ A logical address, on 32-bit machine with 1K page size, is divided:
 - A page number consisting of 22 bits.
 - A page offset consisting of 10 bits.
- ► Since the page table is paged, the page number is divided into:
 - A 12-bit page number.
 - A 10-bit page offset.



- ▶ A logical address, on 32-bit machine with 1K page size, is divided:
 - A page number consisting of 22 bits.
 - A page offset consisting of 10 bits.
- ► Since the page table is paged, the page number is divided into:
 - A 12-bit page number.
 - A 10-bit page offset.
- ► Thus, a logical address is:

page nu	mber	page offset
<i>p</i> ₁	ρ_2	d
12	10	10



- ▶ A logical address, on 32-bit machine with 1K page size, is divided:
 - A page number consisting of 22 bits.
 - A page offset consisting of 10 bits.
- ▶ Since the page table is paged, the page number is divided into:
 - A 12-bit page number.
 - A 10-bit page offset.
- ► Thus, a logical address is:

page number		page offset
<i>p</i> ₁	p_2	d
12	10	10

 \triangleright p_1 is an index into the outer page table, and p_2 is the displacement within the page of the inner page table.




- ▶ A logical address, on 32-bit machine with 1K page size, is divided:
 - A page number consisting of 22 bits.
 - A page offset consisting of 10 bits.
- ▶ Since the page table is paged, the page number is divided into:
 - A 12-bit page number.
 - A 10-bit page offset.
- ► Thus, a logical address is:

page nu	mber	page offset	
<i>p</i> ₁	ρ_2	d	
12	10	10	

- \triangleright p_1 is an index into the outer page table, and p_2 is the displacement within the page of the inner page table.
- ► Known as forward-mapped page table.



Address-Translation Scheme







► Paging vs. Segmentation

- ► Paging vs. Segmentation
- ▶ Physical memory: frames, Logical memory: pages

- ► Paging vs. Segmentation
- ▶ Physical memory: frames, Logical memory: pages
- ▶ Page table: translates logical to physical addresses

- ► Paging vs. Segmentation
- ▶ Physical memory: frames, Logical memory: pages
- ► Page table: translates logical to physical addresses
- ► Translation Look-aside Buffer (TLB)

- ► Paging vs. Segmentation
- ▶ Physical memory: frames, Logical memory: pages
- ► Page table: translates logical to physical addresses
- ► Translation Look-aside Buffer (TLB)
- ▶ Page table structure: hierarchical paging, hashed page tables



Questions?

Acknowledgements

Some slides were derived from Avi Silberschatz slides.